Please use this identifier to cite or link to this item: http://idr.iitp.ac.in:8080/jspui/handle/123456789/272
Title: Design and Analysis of a CMOS Low Noise Amplifier with Low Noise Figure
Authors: Sreenivasu, K.
Keywords: Electrical Engineering
Issue Date: 2015
Abstract: General conditions for minimizing the noise figure of any linear two-port are reviewed before considering the specific case of a MOSFET low-noise amplifier (LNA). It is shown that the minimum noise figure cannot be obtained over an arbitrarily large bandwidth with networks of low order. For narrow band operation, however, one may construct simple amplifiers whose noise figure and power gain are close to the theoretical optima allowed within an explicit power constraint, and which simultaneously present specified impedance to the driving source. In this thesis we are about to discuss how to reduce noise figure, reduce power consumption, increase gain, improve linearity, and reduce size.
URI: http://hdl.handle.net/123456789/272
Appears in Collections:03. EE

Files in This Item:
File Description SizeFormat 
Design and Analysis of a CMOS Low Noise Amplifier with Low Noise Figure.pdf1.25 MBAdobe PDFView/Open    Request a copy


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.